Home>>Products>>ZeBu Debug Features
SEE ALSO
Product: ZEMI-3
Product: ZeBu Probes
Solution: Smart Debug Methodology
Solution: Transaction-Based Verification
Datasheet: Next Gen System Validation Using Transactors
ZeBu Debug Features
ZeBu Debug
EVE's ZeBu fast emulators come equipped with a comprehensive suite of debugging features, which, when paired with a "Smart" Debug Methodogy, enable you to quickly find and correct bugs in your ASIC design.
- Multi-MHz Performance
- ZeBu’s higher speed of emulation hits deep-cycle bugs sooner, and reproduces error conditions faster than traditional emulators
- Transaction-based Debugging
- ZEMI-3 based custom monitors for complex internal bus checking
- Testcases are fully reproducible in Transaction-Based Emulation
- Assertion-based Debugging
- Support for synthesizable SystemVerilog Assertions with zFAST
- Cycle/Signal-based Debugging
- Static Probes offer full speed access to critical signals for hardware logic analyzer triggers, and waveform generation via trace memory
- Flexible Probes offer high speed access to interface signals and important functional blocks for waveform generation, and software based logic analysis
- Dynamic Probes offer complete design access and waveform generation of all sequential and non-sequential elements, without any additional logic or design re-compilation
- Waveform Generation in fsdb, VCD and VPD format
- Fast memory preload, view/change memory contents at run-time
- Design State Save & Restore